Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
《Computer Engineering and Design》 2008-01
Add to Favorite Get Latest Update

Research of dispersed waveform and adventure in logic simulation

LIU Yan,BAI Yan,LI Jing(Institute of Information Engineering,PLA Information Engineering University,Zhengzhou 450002,China)  
The method of stimulation input is researched and designed,which is convenient for response of the data collection in logic simulation by description of waveform in boolean process.According to the demand of dispersed waveform,a way to resolve the dis-turbing problem between the response data by controlling the intervals of the stimulation is introduced and the happened time of appointed jump is postponed by adopting the method of appending the logic gates to avoid the adventure phenomenon and reserve the logic relation of the original circuit at the same time.
【Fund】: 国家863高技术研究发展计划基金项目(2006AA01Z404)
【CateGory Index】: TP331
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
【Citations】
Chinese Journal Full-text Database 8 Hits
1 YOU Zhi qiang 1,ZHANG Da fang 1,LIU Xian xia 1(1 Dept.of Computer Science,Hunan University,Changsha 410082,China;2 Dept.of Applied Mathematics,Hunan University,Changsha 410082,China);The Properties and Applications of Waveform and Waveform Space Based on Boolean Process[J];ACTA ELECTRONICA SINICA;2000-08
2 FENG Gang,MA Guang_sheng,DU Zhen_jun;BOOLE PROCESS-BASED PARALLEL ALGORITHM FOR LOGIC SIMULATION[J];Journal of Harbin Engineering University;2001-06
3 DU Zhen-Jun, MA Guang-Sheng, and FENG Gang (College of Computer Science & Technology, Harbin Engineering University, Harbin 150001);BOOLEAN PROCESS-BASED HIERARCHICAL DELAY ANALYSIS[J];Journal of Computer Research and Development;2001-10
4 Ma Guangsheng Du Zhenjun(College of Computer Science & Technology, Harbin Engineering University,Harbin 150001);A Wire-Centered Synthesis Policy[J];Computer Engineering and Applications;2002-20
5 Feng Gang Ma Guangsheng Du Zhenjun(College of Computer Science&Technology,Harbin Engineering University,Harbin150001);The Crucial Problems in Boole Process-Based and Considering Interconnecting Delay Waveform Simulation for Logic Circuit[J];Computer Engineering and Applications;2003-06
6 LI Li Jian MIN Ying Hua (Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080);Boolean Process Based Waveform Simulation for Combinational Circuit[J];Journal of Computer Aided Design & Computer Graphics;2001-03
7 CHEN Jin-jun, WU Yue, YANG Hong-bin (School of Computer Engineering and Science, Shanghai University, Shanghai 200072, China);Dynamic load balancing in time warp-based parallel logic simulation[J];Computer Engineering and Design;2005-06
8 ZHOU Xi-ming,WU Yue,YANG Hong-bin,KONG Jian(School of Computer Engineering and Science,Shanghai University,Shanghai 200072 China);Design and Implementation of Simulation Module in Logic-level VHDL Simulation System[J];Microelectronics & Computer;2004-03
【Co-citations】
Chinese Journal Full-text Database 10 Hits
1 LIU Lu-lu1,TAO Ling2(1.Department of Computer Science and Technology,Hefei Teachers College,Hefei 230061,China;2.Anhui Electrical Engineering Technical College,Hefei 230022,China);Formal Verification Method of Digital System[J];Journal of Hefei Teachers College;2008-03
2 Li Xu(Northwestern Polytechnical University,Xi'an 710072);Research on application of pipeline technology based on FPGA[J];Electronic Measurement Technology;2007-02
3 ZHU Qi-jian,KUANG Ji-shun,ZHANG Da-fang(College of Computer & Communication,Hunan University,Changsha,Hunan 410082,China);The Validation of a Dynamic Power Supply Current Testing Method by SPICE[J];Acta Electronica Sinica;2002-08
4 MA Guang-sheng, DU Zhen jun (College of Computer Science & Technology, Harbin Engineering University, Harbin 150001, China);A wire-centered synthesis policy[J];Journal of Guizhou University of Technology(Natural Science Edition);2002-04
5 DU Zhen-jun, MA Guang-sheng,FENG Gang (School of Computer Science and Technology, Harbin Engineering University, Harbin 150001 .China);Generation of VDSM delay test with noise effects taken into consideration[J];Journal of Harbin Engineering University;2003-04
6 WU Ji-juan,LIU Xiao-xiao,MA Guang-sheng(College of Computer Science and Technology,Harbin Engineering University,Harbin 150001,China);A new algorithm for timing characterization analysis based on global false path[J];Journal of Harbin Engineering University;2007-01
7 YAO Xue-li (Department of Computer,Henan Administrative Institute of Politics and Law,Zhengzhou 450002,China);A Modified Reversible Logic Synthesis Algorithm[J];Journal of Henan Normal University(Natural Science);2009-02
8 Liu Xiao-xiao1,Yao Jun1,2,Ma Guang-sheng1(1.College of Computer Science and Technology,Harbin Engineering University,Harbin 150001,China;2.Institute of Computer Science,Harbin Normal University,Harbin 150001,China);Study on advancing timing characterization in VLSI circuits[J];Journal of Jilin University(Engineering and Technology Edition);2007-03
9 Ma Guangsheng Du Zhenjun(College of Computer Science & Technology, Harbin Engineering University,Harbin 150001);A Wire-Centered Synthesis Policy[J];Computer Engineering and Applications;2002-20
10 Feng Gang Ma Guangsheng Du Zhenjun(College of Computer Science&Technology,Harbin Engineering University,Harbin150001);The Crucial Problems in Boole Process-Based and Considering Interconnecting Delay Waveform Simulation for Logic Circuit[J];Computer Engineering and Applications;2003-06
China Proceedings of conference Full-text Database 2 Hits
1 Cai Shuo Kuang Ji-shun (School of Computer and Communication, Hunan University, Changsha 410082, China);A Test Generation Method for Delay Fault Based on I_(DDT) Test[A];[C];2006
2 Wang Qiong Kuang Jishun Deng hangjian (School of Computer and Communication, Hunan University, Changsha 410082, China);An I_(DDT) Test Generation Algorithm Based on Chaotic Search[A];[C];2006
【Secondary Citations】
Chinese Journal Full-text Database 10 Hits
1 Wang Nailong,Dai Hongyu and Zhou RundeProject supported by National Natural Science Foundation of China (No.59995550 1) Wang Nailong male,was born in 1977,PhD candidate.His research interests are low power CMOS circuit design and electrothermal simulation. Dai Hongyu male,was born in 1975,PhD candidate.His research interests are low power CMOS circuit design and embedded system design. Zhou Runde male,was born in 1945,professor and advisor for PhD candidates.His research interests are low power IC design and embedded system structure. Received 1 June 2002,revised manuscript received 4 November 2002○c 2003 The Chinese Institute of Electronics(Institute of Microelectronics,Tsinghua University,Beijing 100084,China);VLSI Thermal Placement Optimization Using Simulated Annealing[J];Chinese Journal of Semiconductors;2003-04
2 Kong Tianming, Hong Xianlong and Qiao Changge(Department of Computer Science and Technology, Tsinghua University, Beijing\ 100084);POTIF: Efficient Power and Timing Driven Placement Algorithm[J];CHINESE JOURNAL OF SEMICONDUCTORS;1998-01
3 SUN Ling ling,YAN Xiao lang,CAI Miao hua (Hangzhou Inst.of Electronic Engineering,Hangzhou 310037,China);An Efficient Method for Delay Estimation of Interconnection Networks[J];Acta Electronica Sinica;1999-11
4 LI Hua wei,LI Zhong cheng,MIN Ying hua (Center for Fault Tolerant Computing,CAD Lab.Institute of Computing Technology,Chinese Academy of Sciences,Beijing 100080,China);Delay Testing with Duplicating Variable Observation Points[J];Acta Electronica Sinica;1999-11
5 YU Hong,HONG Xian long,CAI Yi ci,YAO Bo(Department Of Computer Science and Technology,Tsinghua University,Beijing 100084,China);A Novel Algorithm for Placement of Mixed Macro Block and Standard Cell Designs[J];ACTA ELECTRONICA SINICA;2000-05
6 YOU Zhi qiang 1,ZHANG Da fang 1,LIU Xian xia 1(1 Dept.of Computer Science,Hunan University,Changsha 410082,China;2 Dept.of Applied Mathematics,Hunan University,Changsha 410082,China);The Properties and Applications of Waveform and Waveform Space Based on Boolean Process[J];ACTA ELECTRONICA SINICA;2000-08
7 LU Jun ming,LIN Zheng hui (LSI Research Institute,Shanghai Jiaotong University,Shanghai 200030,China);Estimation of Maximum Power Dissipation of CMOS VLSI[J];Acta Electronica Sinica;2001-05
8 WU Wei-min 1,HONG Xian-long 1,Cai Yi-ci 1,GU Jun 2 ( Dept.of Computer Science Technology,Tsinghua University,Beijing, 100084,China; Dept of Computer Science,Hong Kong University of Science and Technology ,China);Timing-Driven Placement Algorithm for Very Large Integrated Circuits[J];Acta Electronica Sinica;2001-08
9 Song Renru Ruan Gang (Dept.of Elect. Eng.,ASIC and System State Key Lab.,Fudan Univ.,Shanghai,200433,CHN) Xiao Xia Reinhard Streiter Thomas Otto Thomas Gessner (Technological University of Chemnitz,GER);Geometrical Optimizing Design of Interconnection for Deep Sub micrometer VLSI Circuits[J];RESEARCH & PROGRESS OF SOLIA STATE ELECTRONICS;2000-01
10 FENG Gang,MA Guang_sheng,DU Zhen_jun;BOOLE PROCESS-BASED PARALLEL ALGORITHM FOR LOGIC SIMULATION[J];Journal of Harbin Engineering University;2001-06
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved