Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
《Proceedings of the CSEE》 2007-01
Add to Favorite Get Latest Update

Implement and Parameter Design of DPLL for Invertors Based on Cycle Control

KONG Xue-juan, LUO Fang, PENG Li , KANG Yong (College of Electrical and Electronics, Huazhong University of Science and Technology, Wuhan 430074, Hubei Province, China)  
This paper focused on the modelling and parameter design of a period-controlled fully digital phase-locked loop. Although the zero crossing detection DPLL can be implemented easily and conveniently, it lies in the inability when the synchronization signal has multi-zero- crossing resulting from harmonics and spikes. To resolve this problem, a new phase detection method based on the discrete Fourier transformation is proposed. The DFT phase detection method can take out frequency, phase and magnitude of the base frequency signal from a random synchronization signal. The math model and parameter design method are also proposed. Simulations and experiments validate its feasibility.
【CateGory Index】: TN911.8
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved