Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
《Microcontrollers & Embedded Systems》 2014-12
Add to Favorite Get Latest Update

Interconnected Timing Model for High-speed Digital Circuit and Trace Length Analysis

Tang Sichao;Beijing Century Real Technology Co.,Ltd.;  
The article introduces the general interconnect timing model of high speed digital circuit device,and gives the timing formula based on the model.The example analysis about the common high speed interfaces such as MII、RMII、RGMII and SPI is based on formula and theory,which concludes the trace length relationship of circuit board in design.The timing model and analysis introduced in this paper can provide an effective analysis method for the circuit design engineers,then make them avoiding into the misunderstanding of high-speed circuit wiring must be isometric.That will contribute to success rate of layout designing,malfunction finding,and acceleration of circuit designing process in the practical work.
【CateGory Index】: TN79
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved