Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
《Chinese Journal of Electron Devices》 2017-01
Add to Favorite Get Latest Update

Designing of Readout System for Missile-Loaded Data Based on FPGA and LVDS

ZHAO Yanggang;GUO Tao;HUANG Yugang;Science and Technology on Electronic Test and Measurement Laboratory,North University of China;  
For on-board data back to the reading process,the parallel data transmission is difficult to complete synchronization clock at the same time,and the interaction between the parallel cable crosstalks,caused the parallel data read back cable length is generally limited to a few centimeters,so it needs to design a readout system for missileloaded data based on FPGA and LVDS. The system designed the FPGA as the core,used the FT245 BL as the control chip of USB,and adopted the LVDS technique that combined interface solution string and the drive chip. The combination of effective remote data transceiver. Experiments show that the data reading system can complete data remote transmission quickly and accurately without frame error or frame losing and has engineering practical value.
【Fund】: 国家自然科学基金项目(50930009 51075394)
【CateGory Index】: TJ410.2
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved