Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
Add to Favorite Get Latest Update

Mentor EDA System Simulate、Synthesise、Optimize for VHDL Language and FPGA Design of VHDL Language

Gao Ruihua(Aeronautics Computing Technique Research Institute, Xi'an 710068)  
This paper describes functions of VHDL language and mentor EDA system simulate、synthsise、optimize for VHDL language and discusses FPGA design of VHDL language.
【CateGory Index】: TP312
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved