Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
《Microelectronics》 2002-01
Add to Favorite Get Latest Update

Optimization of Circuit Area Without State Space Exploration

BAI Ning,LIN Zheng-hui (VLSI Research Institute, Shanghai Jiaotong University,Shanghai 200030, P. R. China)  
An algorithm for optimization of circuit area through redundancy removal is proposed. The algorithm finds compatible redundancies by implying values over nets in the circuit. The potentially exponential cost of state space traversal is avoided and the redundancies found can all be removed at one time. The optimized circuit is a safe delayed replacement of the original circuit. The algorithm computes a set of compatible sequential redundancies and simplifies the circuit by propagating them through the circuit. Efficacy of the algorithm even for large-scale circuits has been demonstrated by experimental results on benchmark circuits.
【Fund】: 美国国家科学基金会 (NSF USA) (96 0 2 485 )
【CateGory Index】: TN792
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
【References】
Chinese Journal Full-text Database 1 Hits
1 YANG Jin-qiu,SUN Shi-xin(College of Computer Science & Technology,UESTC,Chengdu 610054,China);Application of SAA in FPGA technology mapping based on LUT structure[J];Journal of Chengdu University of Information Technology;2006-04
【Co-references】
Chinese Journal Full-text Database 9 Hits
1 Luo Xiaochun Lin Zhenghui (VLSI Research Institute, Shanghai Jiaotong University);Design Approach of Redecomposition for area Optimization[J];Telecommunication Engineering;2001-01
2 Peng Yuxing; Chen Shuming; Chen Fujie (P&DP Lab. National University of Defense Technology, Changsha 410073);An Algorithm for Technology Mapping Minimizing Delay under Area Constraints[J];ACTA ELECTRONICA SINICA;1998-08
3 Zhang Yang;Zhang Ping(Beijing IC Design Center,Beijing 100015);Panda-Map:The Optimal Performance-Directed Logic Mapping Algorithm for TLU-Based FPGA[J];ACTA ELECTRONICA SINICA;1994-11
4 Luo Xiaochun Lin Zhenghui (VLSI Research Institute,Shanghai Jiaotong University,Shanghai200030);Design Approach of Multilevel Logic Optimization for Area[J];Computer Engineering and Applications;2002-03
5 Peng Yuxing and Chen Fujie (Department of Computer NUDT, Changsha\ 410073);THE MAPPING DRIVEN DECOMPOSITION FOR DELAY MINIMIZATION[J];JOURAAL OF COMPUTER AIDED DESIGN & COMPUTER GRAPHICS;1997-03
6 PENG YuXing CHEN ShuMing CHEN FuJie(Computer Institute, National University of Defence Technology, Changsha 410073);THE TIMING/AREA OPTIMIZATION ALGORITHM FORLUT BASED FPGA TECHNOLOGY MAPPING[J];JOURAAL OF COMPUTER AIDED DESIGN & COMPUTER GRAPHICS;1998-04
7 PENG Yu-Xing CHEN Shu-Ming CHEN Fu-Jie(State Key Laboratory of Parallel and DistribUted Processing,National University of Defence Technology, Changsha 410073 );THE TECHN0LOGY MAPPING DYNAMIC PROGRAMMING ALGORITHM FOR TIMING/AREA OPTIMIZATION[J];CHINESE JOURNAL OF COMPUTERS;1998-05
8 ZHANG Lei, LIN ZhengHui, LU¨ Zongwei(LSI Research Institute, Shanghai Jiaotong University, Shanghai, 200030, P R China);A New Method for Technology Mapping[J];Microelectronics;2003-01
9 ZHANG Wan Peng, TONG Jia Rong and TANG Pu Shan Integrated Circuits CAD Laboratory, Dept. Electronic Engineering, Fudan University, Shanghai 200433;Area Based Technology Mapping for Lookup Table Type FPGAs[J];MICROELECTRONICS;1998-03
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved