Full-Text Search:
Home|Journal Papers|About CNKI|User Service|FAQ|Contact Us|中文
《Journal of Zhejiang University(Engineering Science)》 2007-09
Add to Favorite Get Latest Update

Scheme to optimize real-time bus scheduling in multiprocessor SoC for media processing

CHEN Ke-ming1,2,LIU Peng2,WANG Wei-dong2,YAO Qing-dong2(1.Microelectronic CAD Center,Hangzhou Dianzi University,Hangzhou 310018,China;2.Department of Information Science and Electronic Engineering,Zhejiang University,Hangzhou 310027,China)  
From the view of reducing bus task conflict,an optimization scheme was proposed to reduce the processor performance loss in the bus scheduling of multiprocessor system on chip(SoC) for media processing.This scheme combines bus task property modification with bus task priority adjustment to schedule different bus tasks.With the guarantee of real-time requirement,through extending the allowed execution time window for some specific bus tasks,the original task was partitioned into several subtasks and their priorities were dynamically adjusted.So most subtasks were performed in the idle state of bus and the conflicts among bus tasks were reduced.The proposed scheme was adopted into the design of multiprocessor SoC,MediaSoC3221A.The performance loss was reduced from 4.7% to 0.1% during real-time motion picture experts group(MPEG) decoding.
【Fund】: 国家“863”高技术研究发展计划资助项目(2002AA1Z1140);; 霍英东基金资助项目(94031)
【CateGory Index】: TP332
Download(CAJ format) Download(PDF format)
CAJViewer7.0 supports all the CNKI file formats; AdobeReader only supports the PDF format.
Chinese Journal Full-text Database 2 Hits
1 Li De-xian Peng Jian-ying Yan Xiao-lang(Institute of VLSI Design,Zhejiang University,Hangzhou 310027,China);An Optimized Bus Scheduling Scheme Based on Specific Application[J];Journal of Electronics & Information Technology;2009-05
2 Tao Yongyao Yang Xin Zhao Xinzhong Actions Semiconductor Co.,Ltd.,Zhuhai ZipCode 519085,China;Research on Random Task Scheduling for Bus[J];China Science and Technology Information;2013-16
Chinese Journal Full-text Database 1 Hits
1 LI Dong-xiao, YAO Qing-dong, LIU Peng, ZHOU Li ( Dept. of Information Science & Electronic Engineering, Zhejiang Univ., Hangzhou 310027, China );Bus Design for HDTV SoC Decoder[J];Journal of Circuits and Systems;2003-03
Chinese Journal Full-text Database 10 Hits
1 WU Xu-fan,LING Ming,YANG Jun(National ASIC System Engineering Technology Research Center,Southeast University,Nanjing 210096,China);Bus buffer model and simulation in embedded microprocessor[J];Journal of Circuits and Systems;2006-05
2 JIANG Zhi-di,LI Dong-xiao,ZHENG Wei,WANG Wei-dong,YAO Qing-dong(Dept.of Information Science& E1ectronic Engineering,Zhejiang Univ.,Hangzhou 310027,China);A bus schedule of Multimedia System-On-Chip (M-SoC)[J];Journal of Circuits and Systems;2007-01
3 QIU Lin, ZHENG Shi-bao, WANG Tao, WANG Feng (ICIP of Shanghai Jiaotong University, Shanghai 200030, China);SDRAM Controller Design and VLSI Implementation based on HDTV SoC Platform[J];TV Engineering;2005-11
4 DONG Xin,LONG Hu-qiang,WANG Feng(IC and Systems Research Center,Shanghai Jiaotong University,Shanghai 200240,China);Implementation of Multi processor in the HDTV Decoder SoC[J];Video Engineering;2006-06
5 Zhao Qiang Luo Rong Wang Hui Yang Hua-zhong (Dept. of Electronic Engineering, Tsinghua University, Beijing 100084, China);High Performance SDRAM Controller Design for HDTV Video Decoder[J];Journal of Electronics & Information Technology;2007-06
6 YAO Ying-biao1,WANG Bin1,ZHANG Jian-wu1,LIU Peng2(1.College of Telecommunication Engineering,Hangzhou Dianzi University,Hangzhou 310018;2.College of Information Science and Engineering,Zhejiang University,Hangzhou 310027);MDS-II Instruction Sets Extension of RISC3200[J];Computer Engineering;2008-10
7 WU Xu-fan,YANG Jun(National ASIC System Engineering Research Center,Southeast University,Nanjing 210096,China);Queuing Network Based Model for Bus Buffer Estimation[J];Journal of Applied Sciences;2006-01
8 LIU Peng, XIA Bing-jie, TENG Zhao-wei (Department of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China);Physical design method of MPSoC[J];浙江大学学报A(应用物理及工程版)(英文版);2007-04
9 ZHOU Jian,LIU Peng,MEI You-liang,CHEN Ke-ming (Department of Information Science and Electronic Engineering,Zhejiang University,Hangzhou 310027,China);Hardware/software co-optimization of AAC decoder based on embedded microprocessor core[J];Journal of Zhejiang University(Engineering Science);2007-08
10 LIU Peng1,ZHONG Geng1,XU Guo-zhu1,2,WU Ke-jun1 ( 1. Department of Information Science and Electronic Engineering,Zhejiang University,Hangzhou 310027,China; 2. Hangzhou Silan Microelectronics CO.,LTD,Hangzhou 310012,China );On-chip debug design based on debug exception model for embedded processor[J];Journal of Zhejiang University(Engineering Science);2010-06
Chinese Journal Full-text Database 10 Hits
1 TANG Peng, YANG Yin-tang (Institute of Microelectronics , Xidian University , xi'an 710071, China);A design of 8-bit low power MCU embedded core[J];Semiconductor Technology;2002-02
2 Hong Yan,Shen Lihua(Beijing Aerospace Automatic Control Institute,Beijing,100854);Comprehensive Information Processing Platform Design Based on the VPX Standard[J];Missiles and Space Vehicles;2011-03
3 CHEN Lin~1,WANG Jian-zhen~2,AN Wan-xian~2,XIONG Hua-gang~1(1.School of Electronic & Information Engineering,Beijing University of Aernuatics & Astronautics,Beijing 100083, China;2.Luoyang Institute of Electro-Optical Equipment, AVICⅠ,Luoyang 471009,China);Task scheduling and simulation in multiple accessing data bus[J];Electronics Optics & Control;2005-02
4 SUN Yawei,HUANG Jiacheng,YUAN Hongbo (The First Aeronautic College of Air Force,Xinyang 464000,China);Standard Signal Source for VHF Omni Direction Beacon/Instrument Landing System Based on DSP[J];Electronics Optics & Control;2009-07
5 Deng Yan, Rong Mengtian (Jiaotong University, Shanghai 200030, China);An Experimental Design of 3.125 Gbps Serial Channel Based on FPGA[J];Electronic Engineer;2004-11
6 Wang Xin Yang Tao Fu Fenglin (School of Telecommunications Engineering,Xidian University,Xi'an 710071,China);The Research on RapidIO Interconnect Technology[J];Electronic Science and Technology;2008-09
7 LU Hong yi,SHEN Li,ZHAO Xue mi,WANG Lei,DAI Kui,WANG Zhi ying(National University of Defense Technology,School of Computer,Changsha,Hunan 410073,China);A High Performance Embedded Microprocessor:YH TS-1[J];Acta Electronica Sinica;2002-11
8 XU Feng,YU Cheng-fang,LI Dan (Department of Electronic Engineering,Fudan University,Shanghai 200433,China);A SoC Design Exploration Algorithm Based on Branch-and-Bound and List Scheduling[J];Journal of Fudan University(Natural Science);2009-04
9 ;Analysis of CPCI-E Comparing with VPX Bus Technology[J];Industrial Control Computer;2009-07
10 HE Wei(School of Electric Engineering and Automation,Hefei University of Technology,Hefei 230009,China);Research on platform-based design of SoC products[J];Journal of Hefei University of Technology(Natural Science);2007-06
【Secondary Citations】
Chinese Journal Full-text Database 2 Hits
1 WANG Hui, YU Lu, MAO Xun, WANG Wei, GONG Hui-min, YAO Qing-dong (Dept. of Information Science & Electronics Engineering ZJU, Hangzhou 310027, China);A Decentralized Control Scheme of Dedicated MPEG2 Video VLSI Decoder[J];Journal of Circuits and Systems;2002-01
2 GAO Feng, LIU Peng, YAO Qing-dong, LI Dong-xiao (Department of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China);Design and Implementation of RTOS for a HDTV Integrated Source Decoding Chip[J];Journal of Circuits and Systems;2002-03
©2006 Tsinghua Tongfang Knowledge Network Technology Co., Ltd.(Beijing)(TTKN) All rights reserved